transistor

CISSOID TO EXHIBIT NEW HIGH TEMPERATURE GATE DRIVERS SIC MOSFETS AND POWER MODULES

CISSOID TO EXHIBIT NEW HIGH TEMPERATURE GATE DRIVERS, SIC MOSFET’S AND POWER MODULES

CISSOID, the leader in high temperature semiconductors for the most demanding markets, will present new High Temperature Gate Drivers, SiC MOSFET’s and IGBT Power Modules at PCIM 2019, the world’s leading exhibition and conference for power electronics, intelligent motion, renewable energy, and energy management. The company is introducing a new Gate Driver board optimized for 62mm Silicon Carbide (SiC) […]

CISSOID TO EXHIBIT NEW HIGH TEMPERATURE GATE DRIVERS, SIC MOSFET’S AND POWER MODULES Continue Reading

REVERSE ENGINEERING SILICON ONE TRANSISTOR AT A TIME

REVERSE ENGINEERING SILICON, ONE TRANSISTOR AT A TIME

Many of will have marveled at the feats of reverse engineering achieved by decapping integrated circuits and decoding their secrets by examining the raw silicon die. Few of us will have a go for ourselves, but that doesn’t stop the process being a fascinating one. Fortunately [Ryan Cornateanu] is on hand with a step-by-step description of

REVERSE ENGINEERING SILICON, ONE TRANSISTOR AT A TIME Continue Reading

Two bits per transistor high density ROM in Intels 8087 floating point chip

Two bits per transistor: high-density ROM in Intel’s 8087 floating point chip

The 8087 chip provided fast floating point arithmetic for the original IBM PC and became part of the x86 architecture used today. One unusual feature of the 8087 is it contained a multi-level ROM (Read-Only Memory) that stored two bits per transistor, twice as dense as a normal ROM. Instead of storing binary data, each

Two bits per transistor: high-density ROM in Intel’s 8087 floating point chip Continue Reading

SINGLE ATOM TRANSISTOR WITH ULTRA LOW POWER CONSUMPTION

SINGLE ATOM TRANSISTOR WITH ULTRA-LOW POWER CONSUMPTION

Karlsruhe Institute of Technology (KIT) researchers in Germany have developed a single-atom transistor that can reduce the power consumption of electronic systems significantly. The device is being developed by Professor Thomas Schimmel and his team at the Institute of Applied Physics (APH). The single-atom transistor switches electrical current by controlled repositioning of a single atom in a gel electrolyte. The

SINGLE ATOM TRANSISTOR WITH ULTRA-LOW POWER CONSUMPTION Continue Reading

Imec and Cadence Tape Out Industrys First 3nm Processor Chip

Imec and Cadence Tape Out Industry’s First 3nm Processor Chip

Nanoelectronics research institute IMEC and Cadence Design Systems have worked together to produce a tape-out for the industry’s first 64bit processor core as a test chip to be built in a nominal 3nm node. The tape-out project, geared toward advancing 3nm chip design, was completed using extreme ultraviolet (EUV) and 193 immersion (193i) lithography-oriented design rules

Imec and Cadence Tape Out Industry’s First 3nm Processor Chip Continue Reading

Scroll to Top