NEW LOW-POWER, GENERAL-PURPOSE LATTICE FPGA FAMILY

Lattice Semiconductor has introduced a new general-purpose FPGA family that has been developed to combine high I/O density, low-power, small packages and fast interfaces.

NEW LOW-POWER, GENERAL-PURPOSE LATTICE FPGA FAMILY

The Lattice Certus-NX series provides up to double the I/O density per mm 2 of similar FPGAs, and provides power savings, a small footprint, reliability, and instant-on performance. Devices in the family support PCI Express (PCIe) and Gigabit Ethernet interfaces to provide faster data co-processing, signal bridging, and system control. General-purpose Certus-NX FPGAs are applicable to a wide range of applications, from data processing in industrial equipment to system management in communications infrastructure. The Certus-NX devices are developed on the Lattice Nexus platform using 28 nm FD-SOI process technology.

Key Features Of The Lattice Certus-NX FPGA Family Include:

  • Up to 3x smaller form factor. As an example, Certus-NX FPGAs can provide a full PCIe solution in a 36 mm footprint. Using the smallest package available in the family can still deliver double the I/O density per mm 2 of competing FPGAs for better design flexibility.
  • Robust I/O interfacing capability through access to Lattice’s IP library. Notable IP blocks available on Certus-NX include:
    • 1.5 Gbps differential I/O with performance that is up to 70 percent higher than competing FPGAs.
    • 5 Gbps PCIe, 1.5 Gbps SGMII, and 1066 Mbps DDR3. These IP blocks can be tested on Certus-NX development boards for the fast implementation of interfaces.
    • Strong authentication and encryption – Certus-NX FPGAs support AES-256 encryption with ECDSA authentication for the protection of the devices throughout their whole lifecycles.
  • Up to 4x lower power consumption – Certus-NX FPGAs feature a programmable back bias to allow user-selectable high-performance or low-power operating modes.
  • Instant-on performance – The devices have ultra-fast device configuration from SPI memory that can be up to 12x faster than similar competing FPGAs. Individual I/Os can configure in just 3 ms, and the full-device startup can be achieved in only 8-14 ms depending on device capacity.

Read more: NEW LOW-POWER, GENERAL-PURPOSE LATTICE FPGA FAMILY


About The Author

Muhammad Bilal

I am a highly skilled and motivated individual with a Master's degree in Computer Science. I have extensive experience in technical writing and a deep understanding of SEO practices.

Leave a Comment

Your email address will not be published. Required fields are marked *

Scroll to Top